Verification Engineer: SystemVerilog & UVM Specialist

Milano 19-11-2025

Verification Engineer: SystemVerilog & UVM Specialist

Analog Devices, Inc. Milano 19-11-2025
Riassunto

Località

Milano

Divisione Aziendale

Tipo di contratto

Data di pubblicazione

19-11-2025

Descrizione Lavoro

A leading semiconductor company in Milan is seeking a motivated Verification Engineer. This role involves verifying complex chips with advanced methodologies, developing verification environments, and collaborating with multi-disciplinary teams. Candidates should have a degree in Electrical Engineering or related fields and possess strong debugging skills in both Italian and English. A commitment to learning and a passion for the semiconductor industry are essential.
#J-18808-Ljbffr

Condividi

Come Candidarsi

Per maggiori informazioni e per candidarti, clicca il pulsante.