Descrizione Lavoro
A leading semiconductor firm in Rome is seeking a Senior Design Verification Engineer to join their multicultural team. This role involves working on cutting-edge SoC designs that influence AI and HPC. Candidates must possess a Master’s degree and proven experience in 3 successful tapeouts, with expertise in UVM / System Verilog. The position offers a hybrid working model, allowing flexibility in location. Join us to shape the future of semiconductor technology.
#J-18808-Ljbffr
