Descrizione Lavoro
A leading technology firm in Italy seeks a Principal Verification Engineer to lead functional verification for complex SoC/IP architectures. The ideal candidate will have over 15 years of verification experience and strong expertise in SystemVerilog and UVM. This role offers a chance to shape advanced solutions while mentoring junior engineers. If this opportunity interests you, please get in touch.
#J-18808-Ljbffr
